The Limitations of Instruction-Level Parallelism and Thread-Level Parallelism Computer Architecture

[Wei Wang](http://www.cs.utsa.edu/~wwang/)

#### Text Book Chapters

▶ "Computer Architecture" Hennessy and Patterson, Chapter 3.10 "Studies of the Limitations of ILP".

## <span id="page-2-0"></span>Road Map

#### [The Limitations of ILP](#page-2-0)

[Thread-level Parallelism](#page-19-0)

#### Instruction-Level Parallelism

- $\triangleright$  We have learned many CPU design techniques to optimize performance
	- Pipelining, superscalar, speculative execution, out-of-order execution
- $\triangleright$  The common goal is to execution instructions in parallel (pipelining), as many instructions as possible (superscalar, speculation and OoO).
- $\triangleright$  Instruction-level parallelism (ILP) is a measurement of how many of the instructions in a computer program can be executed in parallel.

# The Limitations of ILP

- $\blacktriangleright$  Applications (algorithms)
	- Different applications (algorithms) have different numbers of instructions that can run simultaneously.

#### $\blacktriangleright$  Compiler sophistication

- Good compilers can generate and/or schedule instructions that run in parallel
- E.g., VLIW compilers (in some degree)
- $\blacktriangleright$  Hardware sophistication
	- Complex hardware usually can find more instructions to run
		- $\blacktriangleright$  E.g., superscalar, speculation and OoO
		- $\blacktriangleright$  E.g., SIMD instructions
- $\blacktriangleright$  In this lecture, we focus on the hardware limitations and the application limitations.

## Hardware Limitations of ILP

#### $\blacktriangleright$  The number of registers for renaming

- Essentially the size of the ROB
- The more ROB entries the more instructions can be examined for parallel execution

Branch (outcome and branch target) prediction accuracy

> $-$  Better branch prediction  $\Rightarrow$  fewer stalls and pipeline flushes

 $\blacktriangleright$  Memory address alias analysis (disambiguation)

- $-$  Better memory aliasing analysis  $\Rightarrow$  more accurate  $de$  dependencies detection => fewer pipeline flushes from incorrect speculation, fewer instructions stalled due to falsely/conservatively assumed dependencies
- $\blacktriangleright$  Memory/cache latency
	- $-$  Faster memory/cache  $\Rightarrow$  fewer stalls due to slow memory accesses

### The Perfect Hardware Model

#### ► How much ILP can a perfect CPU find?

- Infinite register rename (infinite ROB/RS) all WAW/WAR hazards avoided, no structural hazards from ROB/RS, infinite number of instructions can be issued in parallel
- Infinite functional units infinite number of instructions can execute in parallel
- Fast functional units one cycle execution latency, no stalls due to RAW on slow computations
- Perfect branch prediction branch outcomes and targets are 100% accurately predicted
- Perfect memory address alias analysis all memory addresses are known
- Perfect memory/cache all memory accesses take one cycle.
- Only true (RAW) dependencies are left (that limits ILP).

#### Impossible in practice

– But can be simulated using past execution traces.

Upper Limit of ILP with the Perfect CPU



# Upper Limit of ILP with the Perfect CPU cont'd

- $\blacktriangleright$  The maximum ILP is fundamentally limited by the RAW dependencies
	- Cannot issue more instructions if previous computations are not finished
	- RAW dependencies reflect the ILP limitations imposed by the problems, the algorithms, the programs and/or the compiler code generation.
- $\blacktriangleright$  Floating point benchmarks have higher max ILP
	- Would also benefit from SIMD
	- Highest (so far observed) is 500 from *swm256* (Wall. 1993)
- $\triangleright$  Integer benchmarks have lower max ILP mostly due to their step-by-step behaviors.

#### Realistic Instruction Windows

- $\blacktriangleright$  Realistic CPUs do not have unlimited ROB, so their instruction window is typically less than 500.
- $\triangleright$  What is the max ILP if we reduce the instruction windows?



### Realistic Instruction Windows cont'd



#### Realistic Branch Predictors

- $\blacktriangleright$  Realistic CPUs do not have perfect branch predictors.
- $\triangleright$  What is the max ILP if we use Tournament, 2-bit saturate counters and no predictions?



#### Realistic Branch Predictors cont'd

Average instr. issues per cycle



#### Realistic Renaming Registers

- $\blacktriangleright$  Realistic CPUs do not have infinite registers (i.e. no infinite reservation stations).
- $\triangleright$  What is the max ILP if we have fewer registers?



#### Realistic Renaming Registers cont'd



#### Realistic Memory Alias Analysis

- $\blacktriangleright$  Realistic CPUs do not have perfect memory aliasing.
- $\triangleright$  What is the max ILP if we have fewer registers?



# Realistic Memory Alias Analysis cont'd



# CPU Parameters for Current Intel CPUs



- "Store Buffer" is the number of entries in the finished store buffer (FSB)
- $\blacktriangleright$  "Scheduler" is the number of entires in the centralized issue queue (IQ). RS sends insns to IQ, which sends insns to FUs.
- $\blacktriangleright$  "Integer/FP Rename" is the number of physical integer and floating point registers
- **>** "Allocation Queue" is a decoupling queue between front-end and back-end
- ▶ Nehalem to Sandy Bridge transitioned from value- to pointer-based register renaming Computer Architecture 18

## Improving ILP in Realistic CPU

- $\triangleright$  There is a huge gap between the ILPs of the perfect CPU and realistic CPUs.
- $\blacktriangleright$  Theoretically, realistic CPU's ILP can be improved with better compiler and hardware designs.
	- For example,
		- $\blacktriangleright$  Execute both speculated paths.
		- $\blacktriangleright$  Value predictions to overcome data dependencies.
		- $\blacktriangleright$  VLIW compilers.
	- There has been significant research effort on improving ILPs, some were not successful, but most of them require complex changes to the CPU.
	- "Designer discovered that trying to extract more ILP was simply too inefficient" – H&P

## <span id="page-19-0"></span>Road Map

#### [The Limitations of ILP](#page-2-0)

#### [Thread-level Parallelism](#page-19-0)

## Performance Beyond Simple Thread ILP

- $\blacktriangleright$  There can be much higher natural parallelism in some applications (e.g., Database or Scientific codes)
- ▶ Explicit Thread Level Parallelism or Data Level Parallelism
- $\triangleright$  Thread Level Parallelism (TLP): Execute the instructions from multiple threads at the same time.
	- Threads may be from one process, or they may be from independent processes.
	- Each thread has all the state (instructions, data, PC, register state, and so on) necessary to allow it to execute

▶ Data Level Parallelism (DLP): Perform identical operations on data, and lots of data

– i.e., SIMD.

### Thread Level Parallelism (TLP)

- $\blacktriangleright$  ILP exploits implicit parallel operations within a loop or straight-line code segment (a thread)
- $\blacktriangleright$  TLP explicitly represented by the use of multiple threads of execution that are inherently parallel
- $\triangleright$  Goal: Use multiple instruction streams to improve
	- Throughput of computers that run many programs
	- Execution time of multi-threaded programs
- $\blacktriangleright$  TLP could be more cost-effective to exploit than ILP

# Multi-Threaded Execution in One CPU

- $\triangleright$  Multithreading (MT): multiple threads to share the functional units of one processor via overlapping
	- Processor must duplicate resources to track the states of each thread, e.g., separate copies of register file, separate PCs, and for running independent programs, separate page tables
	- Memory shared through the virtual memory mechanisms, which already support multiple processes
	- HW for fast thread switch; much faster than full process switch ≈100s to 1000s of cycles.

#### $\triangleright$  When to switch threads?

- Alternate instruction per thread (fine grain)
- When a thread is stalled, perhaps for a cache miss, another thread can be executed (coarse grain)

# Fine-Grained Multi-threading

- $\triangleright$  Switches between threads on each instruction. causing the execution of multiples threads to be interleaved
- $\triangleright$  Usually done in a round-robin fashion, skipping any stalled threads
- $\triangleright$  CPU must be able to switch threads every clock
- $\blacktriangleright$  Advantage is it can hide both short and long stalls, since instructions from other threads executed when one thread stalls
- $\triangleright$  Disadvantage is it slows down execution of individual threads, since a thread ready to execute without stalls will be delayed by instructions from other threads
- $\triangleright$  Used on Sun's Niagara.

## Coarse-Grained Multi-threading

- $\triangleright$  Switches threads only on costly stalls, such as L2 cache misses
- $\triangleright$  Used in IBM AS/400
- $\blacktriangleright$  Advantages
	- Relieves the need to have very fast thread-switching
	- Does not slow down one thread, since instructions from other threads issued only when the thread encounters a costly stall
- $\triangleright$  Disadvantage is hard to overcome throughput losses from shorter stalls, due to pipeline start-up costs
	- Since CPU issues instructions from 1 thread, when a stall occurs, the pipeline must be emptied or frozen
	- New thread must fill pipeline before instructions can complete

# Integrate ILP and TLP

- $\blacktriangleright$  TLP and ILP exploit two different kinds of parallel structure in a program.
- $\triangleright$  Could a processor oriented at ILP exploit TLP?
	- functional units are often idle in data path designed for ILP because of either stalls or dependences in the code
- $\triangleright$  Could the TLP be used as a source of independent instructions that might keep the processor busy during stalls?
- $\triangleright$  Could TLP be used to employ the functional units that would otherwise lie idle when insufficient ILPexists?

# Simultaneous Multi-Threading

- $\triangleright$  Simultaneous Multi-Threading (SMT) is a variant of fine-grained MT.
- $\triangleright$  SMT is based on the observation that dynamic scheduling already has the HW mechanisms to support
	- Large set of ROB/RS registers that can be used to hold the register sets of independent threads
	- Register renaming provides unique register identifiers, so instructions from multiple threads can be mixed in datapath without confusing sources and destinations across threads
	- Out-of-order completion allows the threads to execute out of order, and get better utilization ofthe HW
- $\triangleright$  Just add a per thread renaming table and keep separate PCs
	- Independent commits can be supported by logically keeping a separate reorder buffer for each thread

# Quantitative Motivation for SMT



Most applications experience considerable stalls during execution. And for different applications, they stall at different functional units. Therefore, it is beneficial to interleaving the execution. Figure from Tullsen et al. 1995 ISCA.

# Multi-threading Categories



In current SMT implementations, in one cycle, instructions are only issued from one thread. However, in the subsequent cycle, the instructions could be issued from any thread (instructions are issued once they are ready). Therefore, at any time, there could be instructions from different threads executing. Figure by Dr. Weidong Shi, UH.

# Design Challenges in SMT

- $\triangleright$  Since SMT makes sense only with fine-grained implementation, impact of fine-grained scheduling on single thread performance?
	- Will a preferred thread approach sacrifice neither throughput nor single-thread performance?
	- Unfortunately, with a preferred thread, the processor is likely to sacrifice some throughput, when preferred thread stalls
	- More issues on single thread performance on next slide.
- Larger register file needed to hold multiple contexts

# Design Challenges in SMT cont'd

#### $\triangleright$  Should not affect clock cycle time, especially when

- Instruction issue more candidate instructions need to be considered
- Instruction completion choosing which instructions to commit may be challenging
- $\blacktriangleright$  Ensuring that cache and TLB conflicts generated by SMT do not degrade performance
	- Modern SMT implementation typically has performance penalty for each individual threads due to cache, TLB and FU contention.
		- $\blacktriangleright$  i.e., a thread could be slower when running under SMT than no SMT.
	- Single-thread performance can be unstable on SMT due to the contention.
	- There has been quite some research on finding the optimal group of threads to shared one SMT CPU.

## Examples of SMT and MT

- $\triangleright$  Sun's Niagara employs fine-grained MT.
- $\blacktriangleright$  Examples of SMT include Intel's HyperThreading CPUs and IBM's Power CPUs.
- $\triangleright$  There is also a design that duplicates popular or frequently-contended FUs in SMT. This design is called conjoint-core. AMD's Bullzoer is such an architecture, with threads have their own integer FUs but share FPUs.

# Real SMT Performance



Figure 3.35 from H&P. Average SPEC Java programs speedup: 1.28, PARSEC speedup: 1.31. If the energy-efficiency is larger than 1, then the speedup is achieved with relatively less power consumption.

## Summary on SMT

- $\triangleright$  The main performance benefit of SMT is not single thread performance, but overall throughput of multiple threads.
	- Modern SMT implementation typically has performance penalty for each individual threads due to cache and TLB contention.
- $\triangleright$  SMT has a major benefit in terms of energy-efficiency.
	- Stalled cycles are consuming as much power as a runing CPUs.
	- Therefore, reusing stalled cycles for other threads can improve energy-efficiency.

### SMT and Security Concerns

#### $\triangleright$  SMT can be a security vulnerability.

- Simulatenously executing threads can inspect each other's execution status and cache status.
	- $\blacktriangleright$  Allowing side-channel attacks
	- $\triangleright$  CVE-2005-0109, TLBleed (maybe...)
- Disable SMT if concerned.

# <span id="page-35-0"></span>Road Map

#### [The Limitations of ILP](#page-2-0)

[Thread-level Parallelism](#page-19-0)

[Acknowledgment](#page-35-0)

Computer Architecture 36

#### Acknowledgment

This lecture is partially based on the slides from Dr. Chau-Wen Tseng. Originally, the study on ILP limitation was done by David Wall in 1993 ("Limitations of Instruction-Level Parallelism").